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Abstract—This paper demonstrates improved performance of
a three-phase voltage source inverter (VSI) when digital multi-
sampled space vector modulation is used. The modulator and
the inverter controller are implemented entirely using a field-
programmable gate array platform, thus achieving increased
bandwidth with respect to a typical digital signal processor or
microprocessor-based controller. Increased controller bandwidth
results in lower output voltage harmonic distortion in the fre-
quency range above the fundamental and below the switching
frequency. Experimental validation is presented together with the
analysis carried out using a state space model of a VSI with an
output LC filter.
Index Terms—Field-programmable gate arrays (FPGAs),
pulsewidth-modulated inverters, sampling methods, space vector
modulation.
I. INTRODUCTION
D IGITAL pulsewidth modulation (PWM) techniques havebeen extensively studied over the last decade due to the
availability of low-cost high-performance digital controllers.
While DSPs have been the most common platform to imple-
ment digital PWM, new devices allowing parallel computation
have recently been used for power converter control. Field-
programmable gate arrays (FPGAs) have recently become very
popular platforms for the implementation of digital PWM
in three-phase inverters, including space vector modulation
[1]–[8]. FPGAs have the advantage over DSPs that instructions
can be executed in parallel rather than in series, thus reducing
processing time and increasing the controller bandwidth. In
particular, an FPGA-based PWM modulator can take multiple
samples of the reference voltage and recompute the power
converter switching states and timers several times over one
switching period [4], [9]–[11]. This is a clear advantage over
typical DSP-based controllers where the reference is typically
sampled no more than twice in one switching period, with a
technique often referred to as “double update” [12].
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The multiple sampling method is addressed in [4] as “re-
sample uniform” and is applied to sine triangle PWM, while,
in [9] and [10], it is called “multisampled” PWM and is
used to control dc–dc converters. In [11], the term “naturally
sampled space vector modulation” is used to indicate that “over-
sampling” approaches the bandwidth of the classic naturally
sampled (analog) pulsewidth modulator [13]–[15].
This paper presents the analytical and experimental verifi-
cation that an FPGA-based controller reduces the low-order
harmonics of the output voltage in a space-vector-modulated
voltage source inverter (VSI). This is possible because multiple
sampling approaches the performance of naturally sampled
PWM as the number of samples increases, while “regular
sampling creates low-order baseband harmonics” [15]. The
result is reduced phase delay, therefore increased controller
bandwidth for a closed-loop system. The measured open-loop
phase delay reduction was demonstrated in Fig. 9. The closed-
loop instantaneous error reduction was demonstrated with an
arbitrary set of hardware in Fig. 14.
This paper is organized as follows: Section II presents the
FPGA implementation of space vector modulation and the mul-
tiple sampling technique. In Section III, the linearized model of
the inverter including load and controller is presented through
state space equations. The simulated and experimental Bode
plots used to tune the proportional–integral (PI) controllers are
also included. Section IV presents the experimental setup and
measurements showing how the multiple sampling technique
improves the VSI controller performance compared to double
update. The conclusions are presented in Section V.
II. FPGA IMPLEMENTATION OF SPACE VECTOR
MODULATION WITH MULTIPLE SAMPLING
The space vector modulation technique for the three-phase
VSI shown in Fig. 1 is well known and well documented [11],
[13]–[15]. The space vector hexagon shown in Fig. 2 maps the
eight possible switching states for the six transistors in the VSI.
The six active switching states are identified by vectors and
labels such as (pnn) where p and n indicate connection to the
positive and negative dc bus, respectively. The switching state
(pnn) means that phase A is connected to the positive dc bus
(Van = Vdc/2) because the top transistor is on and that phases
B and C are connected to the negative dc bus (Vbn = Vcn =
−Vdc/2) because their bottom transistors are on. The two zero
vectors, (nnn) and (ppp), are represented by a single point in the
center of the hexagon.
Fig. 2 shows that a reference voltage Vref can be obtained by
spending some time T1 and T2, respectively, on each of the two
0093-9994/$26.00 © 2011 IEEE
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Fig. 1. Three-phase VSI.
Fig. 2. Space vector hexagon.
adjacent states, thus creating the vectors V1 and V2 of lengths













where Ts is the switching period and 2/3Vdc is the length of the
hexagon’s radii. The duty cycles for each state can be computed









where θ is the angle measured in the counterclockwise direction
with respect to the positive q-axis. Substituting V1 and V2 from













· Ts · sin(θ). (5)
The amount of time spent on the zero state vectors (nnn) or
(ppp) is the time remaining in the period
T0 = Ts − T1 − T2. (6)
Fig. 3. FPGA implementation of space vector algorithm.
Fig. 4. FPGA implementation of the gate signal generation.
The space vector algorithm described by (4)–(6) is imple-
mented in the FPGA as shown in the block diagram of Fig. 3.
The gate signal generation block in Fig. 3 is shown in detail
in Fig. 4, and the switching pattern lookup table is included in
Fig. 5, [11]. The switching pattern implemented in the FPGA is
designed so that there is only one transistor switching at each
state transition. The distinct times in the modulation period are
identified with the letters “a” through “e” in Figs. 4 and 5.
The “ramp counter” block shown in Figs. 3 and 4 increments
every FPGA’s clock cycle. The “sector” block in Figs. 3 and
4 represents the sector in the space vector hexagon, which is
computed by comparing the angle θ to the boundaries of the
hexagon at the angles 0◦, 60◦, 120◦, 180◦, 240◦, and 300◦.
The reference voltage Vref is typically sampled once (single
update) or twice (double update) during one switching period
Ts. The timers T0, T1, and T2 that define how long to stay
at each switching state are updated every time the reference
voltage is sampled. As the update rate of the sampled signals
increases, the discrete system converges on the behavior of a
continuous system provided that the entire discrete algorithm is
being updated at a very high rate [11]. With the use of an FPGA,
the reference voltage Vref can be sampled multiple times over
one switching period. Fig. 6 shows the cases when one, two,
and four samples of Vref are taken per switching period. In this
paper, typical double update PWM is compared to PWM with
20 updates per period to show how the increased update rate
reduces the output voltage phase and gain error.
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Fig. 5. Switching pattern lookup table for the gate signal generation block
implemented into the FPGA.
Fig. 6. Voltage reference sampling example.
Multisampling affects only the number of times the timers
are computed and updated in one switching period; it does
not change any other controller parameters nor the switching
frequency or the FPGA clock.
The FPGA chip used for the experimental validation is the
Xilinx Virtex-4 4VLX25, with 25-MHz clock frequency. In
particular, the Virtex-4 LC development board and Xilinx’s
System Generator software [18] were used for the experimental
setup. The System Generator software allows the FPGA pro-
grammer to use the Matlab/Simulink software to design the
FPGA controller. The compiled software is not the most com-
pact that could be created, but it meets the needs of this project.
Since the goal of this paper is to compare the performance
of multisampling and double update without focusing on the
FPGA chip size, no attempt was made to optimize the FPGA
software design.
Fig. 7. VSI output filter and load.
Fig. 8. Block diagram of the system as implemented in the experimental
setup.
III. STATE SPACE MODEL OF A VSI
WITH OUTPUT LC FILTER
In order to tune the controller gains of the VSI, the linearized
state space model of a VSI with a second-order filter (Lf , Cf )
and a load (Lo, Ro, Rl) was derived and is presented in this
section. Note that the resistance Ro can be used to represent
a series resistor or, like in the experimental setup used for this
project, the inductor’s internal resistance. The output filter com-
ponents are shown in Fig. 7, and the control system is shown in
Fig. 8. The passive components are presumed identical on all
three phases in Fig. 7.
The system block diagram in Fig. 8 includes abc variables
as well as synchronous reference frame variables used for
the PI controllers. When the circuit variables are transformed
to the qdo reference frame, the zero sequence variables are
ignored because the zero sequence load current is zero (ioa +
iob + ioc = 0); therefore, we will only discuss the qd refer-
ence frame. In particular, the filter capacitor voltages vcfan,
vcfbn, and vcfcn transformed into the qd reference frame
are labeled as vcfqds = (vcfqs, vcfds). Similarly, the inverter
currents (ia, ib, ic) transformed into the qd reference frame
become iqd = (iq, id) in Fig. 8. The asterisks indicate reference
variables.
The controller shown in Fig. 8 includes two control loops.
First, the inverter voltages (van, vbn, vcn) are used to control the
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inverter output currents (ia, ib, ic). The inverter output currents
(ia, ib, ic) are then used to control the filter capacitor voltages
(vcfan, vcfbn, vcfcn). The equations are derived for an arbitrary
reference frame representation of the system [16], although the
PI controllers are implemented in the synchronous reference
frame.
In order to derive the state space model of the system,
the differential equations in the s domain (7)–(9) representing
the physical subsystem in Fig. 7 are transformed from the abc
to the qd reference frame using the well-known transformation
matrix (10) [16]. This transformation can be shown to yield
the set of differential equations in matrix format (11), where
the matrices Mph and Nph are shown in (12) and (13),
respectively. The subscript “ph” stands for “physical system,”
referring to the VSI output filter and load passive components
shown in Fig. 7. The currents ioqs and iods are derived by
transforming the output currents ioa, iob, and ioc into the qd
reference frame, and the voltages vqs and vds are derived by






















































































































0 ωLf 1 0 0 0
−ωLf 0 0 1 0 0
−1 0 1/Rl ωCf 1 0
0 −1 −ωCf 1/Rl 0 1
0 0 −1 0 Ro ωLo







Lf 0 0 0 0 0
0 Lf 0 0 0 0
0 0 Cf 0 0 0
0 0 0 Cf 0 0
0 0 0 0 Lo 0




The next step is to include the control system. In order
to accomplish this goal, the assumption of unity gain for the
switching inverter is made, and (14) and (15) can be written for
the two PI controllers, with vqs and vds being the q- and d-axis
inverter output voltages and i∗qs and i
∗
ds being the q- and d-axis
reference currents. The symbols Kp_v and Ki_v represent the
proportional and integral gains in the voltage control loop,
respectively. The symbols Kp_i and Ki_i represent the propor-







































In order to include the two PI controllers in the state space
model of the system, some manipulation of the equations is
required. First, the integrators of PI controllers are represented













































































Finally, using (16)–(19) in (12) and rearranging so that the
reference currents i∗qs and i
∗
ds are eliminated, the differential
equations in matrix format (20) are obtained with the filter
capacitor q- and d-axis reference voltages v∗cfqs and v
∗
cfds as
the only inputs. The matrices M, N, and P are shown in the
Appendix. From (20), the state space equations in standard
format, sx = Ax + Bu, can be derived with A = −N−1M





































The state variables xiq, xid, xvq, and xvd represent the
integrators of the PI controllers in the system as defined in (16)
and (17). While (20) was derived for a generic qd reference
frame, the synchronous reference frame was used for the con-
trol system as shown in Fig. 8.
The gain and phase of the q-axis output voltage with respect
to the input are plotted in Figs. 9 and 10, respectively. The
circuit parameters are the same ones used for the experimental
setup and are shown in Table I. The analytical model was used
to tune the PI gains of the VSI controller. The same PI gains
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Fig. 9. Gain Bode plot of the transfer function vcfq/v∗cfq derived
analytically.
Fig. 10. Phase Bode plot of the transfer function vcfq/v∗cfq derived
analytically.
TABLE I
PARAMETERS AND COMPONENTS IN THE EXPERIMENTAL SETUP
were used for all experimental measurements, regardless of the
number of samples per switching period.
Note that the model for the VSI assumes a unity gain transfer
function for the “space vector modulator” block shown in
Fig. 8. This assumption is not exact when single or double
update is used. In fact, it has been shown that a measurable
phase delay exists; however, this phase delay is dramatically
reduced when multiple update rates, such as 16 or 20, are used
[11]. Figs. 11 and 12 show the experimental measurements
of voltage gain and phase delay for the block “space vector
modulator” in Fig. 8, [11]. In particular, the phase delay shown
Fig. 11. Experimental measurements of voltage gain for the “space vector
modulator” block shown in Fig. 8 [11].
Fig. 12. Experimental measurements of phase difference for the “space vector
modulator” block shown in Fig. 8 [11].
in Fig. 12 is significant when single and double update rates
are used, particularly for higher frequencies. On the other hand,
higher update rates dramatically reduce the phase delay, thus
making the unity gain model more accurate.
IV. EXPERIMENTAL MEASUREMENTS
A VSI with an LC filter output and an inductive load was
set up in the laboratory to show that the multiple sampling
technique presented in this paper results in a significant im-
provement of the output voltage waveform. Fig. 13 shows the
schematic of the laboratory setup. Table I shows the parameters
and component values used for the experimental measurements.
Fig. 8 shows the VSI controller block diagram implemented in
the FPGA. The “A to D conversion” in Fig. 8 is accomplished
with a simultaneous sampling high-speed 12-bit A to D con-
verter (Analog Devices AD7864). The sampling frequency is
139 kHz. Details regarding the FPGA chip and its software
implementation are included at the end of Section II.
Double update space vector modulation was implemented as
a benchmark and compared to space vector with 20 samples
per switching period under the same conditions, including
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Fig. 13. Experimental setup.
Fig. 14. Measured spectra of the line-to-line rms voltage: The black line
denotes the double update (THD = 2.54%) and the magenta line denotes the
20 samples per period (THD = 1.71%).
the controller gains. Note that the load is inductive and very
large to simulate no-load conditions. The operating conditions
in the laboratory include expected distortion sources such as
dead time, device voltage drop, and dc bus voltage ripple.
Furthermore, a small filter capacitance was used, resulting in
a nonoptimized time-domain voltage waveform. It is important
to point out that the VSI used for experiments presented here
could be improved, but it was not the goal of this research. The
focus here is to prove that, on the same identical hardware, a
small software change makes a big difference.
Fig. 14 contrasts the spectrum of the VSI output voltage
(line to line, rms) when double update and when 20 samples
per period are used, respectively. Fig. 15 shows the zoom on
the frequency axis. The average spectrum obtained with 20
samples lays clearly below the one obtained with double update
all the way to the switching frequency where the two spectra are
identical. This accounts for the increased controller bandwidth.
The experimental data were acquired via USB interface and
postprocessed in Matlab. Three spectra were averaged to create
Fig. 15. Zoom on voltage amplitude and frequency axes of Fig. 14.
Fig. 16. Experimental measurements in the time domain of the VSI output
line-to-line voltage when two samples and 20 samples per switching period are
used.
each average spectrum. The case where the timers are recom-
puted 20 times per switching period shows a clear advantage,
with THD = 1.71% compared to the THD = 2.54% obtained
with two computations (double update) per switching period.
The total harmonic distortion (THD) was computed using the
first 50 harmonics of the fundamental (60 Hz), thus up to
3 kHz, to capture the low-frequency spectrum.
Fig. 16 contrasts the line-to-line output voltages of the VSI
in the time domain for one sample of the two cases, namely,
double update and 20 samples per period. They are out of
phase because the data acquisition trigger is random. The ripple
on the voltage waveform is visibly reduced when 20 samples
per period are used compared to the benchmark double update
sampling technique.
V. CONCLUSION
Embedding space vector modulation in an FPGA creates
an opportunity to recompute the space vector timers multiple
times during one switching period. This technique is often




Kp_i ωLf 1 + Kp_iKp_v 0 0 0 −1 0 −Kp_i 0
−ωLf Kp_i 0 1 + Kp_iKp_v 0 0 0 −1 0 −Kp_i
−1 0 1/Rl ωCf 1 0 0 0 0 0
0 −1 −ωCf 1/Rl 0 1 0 0 0 0
0 0 −1 0 Ro ωLo 0 0 0 0
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0 0 Ki_v 0 0 0 0 0 0 0
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referred to as multiple sampling of the reference signal and
can be implemented only if parallel computing is possible, as
is the case with FPGA-based controllers. This paper shows
that the increased controller bandwidth, resulting from multiple
sampling, is very beneficial for the output voltage quality. Bode
plots created from simulations were used to understand the
system gain and phase margins and tune the PI controller gains.
Experimental time-domain and frequency-domain waveforms
have showed the improved voltage quality of the VSI output
voltage when 20 samples per period are used compared to
typical double update space vector modulation.
APPENDIX
The matrices M, N, and P for (20) are included here, shown
at the top of the page.
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